#include <leon3processor.h>
|
| | Leon3Processor (sc_core::sc_module_name name="", bool mmu_cache_icen=true, uint32_t mmu_cache_irepl=1, uint32_t mmu_cache_isets=4, uint32_t mmu_cache_ilinesize=8, uint32_t mmu_cache_isetsize=8, uint32_t mmu_cache_isetlock=true, uint32_t mmu_cache_dcen=true, uint32_t mmu_cache_drepl=1, uint32_t mmu_cache_dsets=2, uint32_t mmu_cache_dlinesize=4, uint32_t mmu_cache_dsetsize=8, bool mmu_cache_dsetlock=true, bool mmu_cache_dsnoop=true, bool mmu_cache_ilram=false, uint32_t mmu_cache_ilramsize=0x000, uint32_t mmu_cache_ilramstart=0x000, uint32_t mmu_cache_dlram=false, uint32_t mmu_cache_dlramsize=0x000, uint32_t mmu_cache_dlramstart=0x000, uint32_t mmu_cache_cached=0, bool mmu_cache_mmu_en=true, uint32_t mmu_cache_itlb_num=8, uint32_t mmu_cache_dtlb_num=8, uint32_t mmu_cache_tlb_type=0, uint32_t mmu_cache_tlb_rep=1, uint32_t mmu_cache_mmupgsz=0, uint32_t mmu_cache_hindex=0, bool pow_mon=false, amba::amba_layer_ids ambaLayer=amba::amba_LT) |
| |
| | ~Leon3mpPlatform () |
| |
| void | clkcng () |
| |
| void | dorst () |
| |
| | SR_HAS_SIGNALS (CLKDevice) |
| |
| | CLKDevice () |
| |
| virtual | ~CLKDevice () |
| |
| virtual void | onrst (const bool &value, const sc_core::sc_time &time) |
| |
| virtual void | onclk (const sc_core::sc_time &value, const sc_core::sc_time &time) |
| |
| void | set_clk (sc_core::sc_clock &clk) |
| |
| void | set_clk (sc_core::sc_time period) |
| |
| void | set_clk (double period, sc_core::sc_time_unit base) |
| |
| Leon3Processor::Leon3Processor |
( |
sc_core::sc_module_name |
name = "", |
|
|
bool |
mmu_cache_icen = true, |
|
|
uint32_t |
mmu_cache_irepl = 1, |
|
|
uint32_t |
mmu_cache_isets = 4, |
|
|
uint32_t |
mmu_cache_ilinesize = 8, |
|
|
uint32_t |
mmu_cache_isetsize = 8, |
|
|
uint32_t |
mmu_cache_isetlock = true, |
|
|
uint32_t |
mmu_cache_dcen = true, |
|
|
uint32_t |
mmu_cache_drepl = 1, |
|
|
uint32_t |
mmu_cache_dsets = 2, |
|
|
uint32_t |
mmu_cache_dlinesize = 4, |
|
|
uint32_t |
mmu_cache_dsetsize = 8, |
|
|
bool |
mmu_cache_dsetlock = true, |
|
|
bool |
mmu_cache_dsnoop = true, |
|
|
bool |
mmu_cache_ilram = false, |
|
|
uint32_t |
mmu_cache_ilramsize = 0x000, |
|
|
uint32_t |
mmu_cache_ilramstart = 0x000, |
|
|
uint32_t |
mmu_cache_dlram = false, |
|
|
uint32_t |
mmu_cache_dlramsize = 0x000, |
|
|
uint32_t |
mmu_cache_dlramstart = 0x000, |
|
|
uint32_t |
mmu_cache_cached = 0, |
|
|
bool |
mmu_cache_mmu_en = true, |
|
|
uint32_t |
mmu_cache_itlb_num = 8, |
|
|
uint32_t |
mmu_cache_dtlb_num = 8, |
|
|
uint32_t |
mmu_cache_tlb_type = 0, |
|
|
uint32_t |
mmu_cache_tlb_rep = 1, |
|
|
uint32_t |
mmu_cache_mmupgsz = 0, |
|
|
uint32_t |
mmu_cache_hindex = 0, |
|
|
bool |
pow_mon = false, |
|
|
amba::amba_layer_ids |
ambaLayer = amba::amba_LT |
|
) |
| |
|
inline |
- Parameters
-
| name | SystemC module name |
| mmu_cache_icen | instruction cache enable |
| mmu_cache_irepl | instruction cache replacement strategy |
| mmu_cache_isets | number of instruction cache sets |
| mmu_cache_ilinesize | instruction cache line size (in bytes) |
| mmu_cache_isetsize | size of an instruction cache set (in kbytes) |
| mmu_cache_isetlock | enable instruction cache locking |
| mmu_cache_dcen | data cache enable |
| mmu_cache_drepl | data cache replacement strategy |
| mmu_cache_dsets | number of data cache sets |
| mmu_cache_dlinesize | data cache line size (in bytes) |
| mmu_cache_dsetsize | size of a data cache set (in kbytes) |
| mmu_cache_dsetlock | enable data cache locking |
| mmu_cache_dsnoop | enable data cache snooping |
| mmu_cache_ilram | enable instruction scratch pad |
| mmu_cache_ilramsize | size of the instruction scratch pad (in kbytes) |
| mmu_cache_ilramstart | start address of the instruction scratch pad |
| mmu_cache_dlram | enable data scratch pad |
| mmu_cache_dlramsize | size of the data scratch pad (in kbytes) |
| mmu_cache_dlramstart | start address of the data scratch pad |
| mmu_cache_cached | fixed cacheability mask |
| mmu_cache_mmu_en | mmu enable |
| mmu_cache_itlb_num | number of instruction TLBs |
| mmu_cache_dtlb_num | number of data TLBs |
| mmu_cache_tlb_type | split or shared instruction and data TLBs |
| mmu_cache_tlb_rep | TLB replacement strategy |
| mmu_cache_mmupgsz | MMU page size |
| mmu_cache_hindex | ID of the bus master |
| pow_mon | Enable power monitoring in AHBCtrl and APBCtrl |
| Leon3Processor::~Leon3mpPlatform |
( |
| ) |
|
|
inline |
| void Leon3Processor::clkcng |
( |
| ) |
|
|
inlinevirtual |
| void Leon3Processor::dorst |
( |
| ) |
|
|
inlinevirtual |
| leon3_funcat_trap::Processor_leon3_funcat* Leon3Processor::leon3at |
The documentation for this class was generated from the following file: