| access_table | mmu | |
| clkcng(sc_core::sc_time &clk) | mmu | |
| clockcycle | mmu | |
| diag_read_dctlb(unsigned int addr, unsigned int *data) | mmu | virtual |
| diag_read_itlb(unsigned int addr, unsigned int *data) | mmu | virtual |
| diag_write_dctlb(unsigned int addr, unsigned int *data) | mmu | virtual |
| diag_write_itlb(unsigned int addr, unsigned int *data) | mmu | virtual |
| dtlb | mmu | |
| dtlb_adaptor | mmu | |
| dtlbram | mmu | |
| dyn_dtlb_read_energy | mmu | |
| dyn_dtlb_reads | mmu | |
| dyn_dtlb_write_energy | mmu | |
| dyn_dtlb_writes | mmu | |
| dyn_itlb_read_energy | mmu | |
| dyn_itlb_reads | mmu | |
| dyn_itlb_write_energy | mmu | |
| dyn_itlb_writes | mmu | |
| dyn_tlb_read_energy_norm | mmu | |
| dyn_tlb_write_energy_norm | mmu | |
| end_of_simulation() | mmu | |
| GC_HAS_CALLBACKS() | mmu | |
| get_dtlb_if() | mmu | |
| get_itlb_if() | mmu | |
| int_power | mmu | |
| int_power_cb(gs::gs_param_base &changed_param, gs::cnf::callback_type reason) | mmu | |
| int_power_norm | mmu | |
| int_tlb_power_norm | mmu | |
| itlb | mmu | |
| itlb_adaptor | mmu | |
| itlbram | mmu | |
| lru_update(t_VAT vpn, std::map< t_VAT, t_PTE_context > *tlb, unsigned int tlb_size) | mmu | |
| m_api | mmu | |
| m_current_PTE_context | mmu | |
| m_dtlblog2 | mmu | |
| m_dtlbnum | mmu | |
| m_idx1 | mmu | |
| m_idx2 | mmu | |
| m_idx3 | mmu | |
| m_itlblog2 | mmu | |
| m_itlbnum | mmu | |
| m_mmu_cache | mmu | |
| m_mmupgsz | mmu | |
| m_performance_counters | mmu | |
| m_pow_mon | mmu | |
| m_pseudo_rand | mmu | |
| m_tlb_rep | mmu | |
| m_tlb_type | mmu | |
| m_vtag_width | mmu | |
| mmu(ModuleName name, mmu_cache_if *_mmu_cache, unsigned int itlbnum, unsigned int dtlbnum, unsigned int tlb_type, unsigned int tlb_rep, unsigned int mmupgsz, bool pow_mon=false) | mmu | |
| MMU_CONTEXT_REG | mmu | |
| MMU_CONTEXT_TABLE_POINTER_REG | mmu | |
| MMU_CONTROL_REG | mmu | |
| MMU_FAULT_ADDRESS_REG | mmu | |
| MMU_FAULT_STATUS_REG | mmu | |
| pdciter | mmu | |
| power | mmu | |
| power_frame_starting_time | mmu | |
| power_model() | mmu | |
| read_mcr() | mmu | virtual |
| read_mctpr() | mmu | virtual |
| read_mctxr() | mmu | virtual |
| read_mfar() | mmu | virtual |
| read_mfsr() | mmu | virtual |
| sta_power | mmu | |
| sta_power_cb(gs::gs_param_base &changed_param, gs::cnf::callback_type reason) | mmu | |
| sta_power_norm | mmu | |
| sta_tlb_power_norm | mmu | |
| start_of_simulation() | mmu | |
| swi_power | mmu | |
| swi_power_cb(gs::gs_param_base &changed_param, gs::cnf::callback_type reason) | mmu | |
| tdhits | mmu | |
| tdmisses | mmu | |
| tihits | mmu | |
| timisses | mmu | |
| tlb_flush() | mmu | |
| tlb_flush(uint32_t vpn) | mmu | |
| tlb_lookup(unsigned int addr, unsigned asi, std::map< t_VAT, t_PTE_context > *tlb, unsigned int tlb_size, sc_core::sc_time *t, unsigned int *debug, bool is_dbg, bool &cacheable, unsigned is_write, uint64_t *paddr) | mmu | virtual |
| tlb_remove(std::map< t_VAT, t_PTE_context > *tlb, unsigned int tlb_size) | mmu | |
| write_mcr(unsigned int *data) | mmu | virtual |
| write_mctpr(unsigned int *data) | mmu | virtual |
| write_mctxr(unsigned int *data) | mmu | virtual |
| ~mmu() | mmu | |
| ~mmu_if() | mmu_if | inlinevirtual |
SoCRocket